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Abstract 
Logarithmic number system can be highly considered as an alternative to floating-point, specifically for applications that require a wide 
dynamic range of numbers for their arithmetic operations. To date, its implementation is still restricted by complexity of performing 
addition and subtraction functions as a result of using large lookup tables. In this paper, a method is revealed to substantially reduce these 
tables by means of using second order co-transformation procedure. The results predominantly show that the proposed technique offers 
significantly better speed, area and accuracy than current state-of-the-art logarithmic number system. 
© 2013 The Authors. Published by Elsevier Ltd.  
Selection and/or peer-review under responsibility of the Research Management & Innovation Centre, Universiti Malaysia 
Perlis. 
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1. Introduction 
Over the last three decades, logarithmic number system (LNS) has been a major subject of hundreds of academic papers 
with a few dozen of practical applications where the most leading published design is the European Logarithmic 
Microprocessor (ELM) [1, 2]. Typically, the motivation of adopting LNS is twofold. LNS simplifies the basic arithmetic 
operations of multiplication and division, as in equation (1) and (2), by substituting them into fixed-point (FXP) addition 
and subtraction, due to the properties of the logarithm. Beyond the simplification of these functions, LNS provides an 
interesting performance in terms of its accuracy whereby there is no quantization errors, thus returning an exact result, 
conversing with the behavior of floating-point (FLP) which commonly will have a half-bit rounding error [2, 3]. 
Nevertheless, this gain is counterbalanced by the more complicated operations of addition and subtraction, equation (3) and 
(4) respectively, which involve the used of lookup tables purposely to store those non-linear functions whilst executing the 
operations. Potentially, with an increase in the word-lengths of LNS number, it can suffer from the requirement of large 
lookup tables, as it will grow exponentially with respect to the size of fractional bits. 
log2 (x × y)  = i + j                           (1) 
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log2 (x ÷ y)  = i  j                                   (2) 
log2 (x + y)  = i + log2 (1 + 2 j-i)                                                                 (3) 
log2 (x - y)   = i + log2 (1 - 2 j-i)                                      (4) 
where 
i = log2 x                                            
 j = log2 y           
 Given this trade-off, a novel approach of LNS subtraction, which then can be proliferated for addition, is presented 
with a means to dramatically reduce the size of lookup tables whilst sustaining its performance. The encountered method, 
known as second order co-transformation procedure, is literally built from the basis of first order co-transformation 
architecture provided in ELM. Unlike ELM, by segmenting the fractional bits into three distinct intervals in the proposed 
scheme may leads in minimising the total memory area.  
The paper is organised into four major parts. In Section 2, a brief description of previously proposed LNS architectures 
are reviewed. An overview of the leading published design is presented in Section 3. In Section 4, a newly proposed LNS 
subtraction technique is explained. Section 5 entails the results and discussion of the proposed technique.              
2. Related Work 
Numerous LNS techniques have been proposed in order to mitigate the issue of the size of lookup tables. Impracticality 
of using direct lookup table approach suggested by Swartzlander et al. [4] for computing addition and subtraction when it 
comes to long word-length numbers especially at 32-bit, approximately 385M bits of the total storage required, has 
therefore revealed another procedure known as interpolation method [5-11]. However, an initial interpolation technique 
which has been introduced mainly cater for only addition algorithm, of which require a multiply unit in the hardware 
system. It has to be noted that the used of FXP multiplier can actually produce much higher cost, in terms of area and 
power, thus when the expense of LNS number will make the system becomes entirely cumbersome.  With the aim to 
gradually reduce the size of lookup tables, hence table partitioning [2, 9, 12, 13] procedure is proposed along with 
interpolation scheme. The technique can be realised by segregating the lookup table into various size of intervals mapping 
with the domain function of addition and subtraction algorithms. These intervals were distributed in smaller regions with the 
similar width of the partition endpoints, hence can provide substantial savings in lookup table area. An efficient ROM size 
[9] for 32-bit but yet with the introduction of two 
multipliers in the architecture can potentially increase the cost of system, either in area or power. Despite that, bipartite and 
multipartite tables [14-17] are also representing as an alternative to interpolating the addition and subtraction functions, by 
eliminating the required multiplier and using multiple lookup tables and adders. Compared to direct lookup table, this 
technique was 5.6 times smaller at 16-bit operand and 99.1 times smaller at 24-bit operand, estimated nearly 35K bits and 
2031K bits of total storage respectively. The noteworthy technique that can offer considerable memory savings compared to 
the others is a co-transformation procedure [18-20]. The idea of this technique is to convert the argument of subtraction 
function into modified values that are guaranteed to avoid the singularity of the function when the value closes to zero, thus 
-transformation technique 
[2], only 321K bits of ROM size for both addition and subtraction functions were needed at 32-bit LNS number with speed 
and accuracy better than FLP. Thus, to date, it may be concluded that an LNS using co-transformation procedure can indeed 
be among the best selection to be realised in silicon. 
3. First Order Co-Transformation 
The difficulty of approximating the value of subtraction function at  i closes to zero as depicted in Fig. 1, will end 
up with larger table sizes when using either direct lookup table, interpolation or even bipartite/multipartite tables 
approaches. Thus, co-transformation procedure is introduced by Coleman [5], thereafter known as first order co-
transformation, in which the technique can be applied in the region -1 < r < 0 purposely to obviate from the interpolation 
process in that particular interval. Through an analysis in [2], it is explicitly proof that supremely better in speed and 
accuracy can be obtained using this technique than that of a FLP unit. In addition, substantially reduction in ROM size can 
be achieved in comparison with the other LNS techniques at word-lengths of 32-bit.  
Typically, first order co-transformation scheme as outlined in Fig. 2, is constructed by introducing two new variables 
on top of original subtraction function: 
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2i  2j  = (2i  2j+k1)  2j+k2                                                             (5) 
where 
2k1 + 2k2 = 1                                      (6) 
k2 = log2 (1  2k1                                                 (7) 
Simplifying equation (1) will give 
2i  2j  = 2i+F( j+k1-i )  2j+k2                                                               (8) 
Applying log base 2 in equation (8) 
j  i = j + k2  i  F(j+k1-i)                                                             (9) 
r2 = j  i + F(k1)  F(r1)                                                                       (10) 
where 
r1 = j + k1  i                                                                 (11) 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. LNS add and subtract functions. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. First-order co-transformation architecture. 
Conceptually, the fractional part of the implemented technique is partitioned into two different intervals as illustrated in 
Fig. 3. Whenever value of r falls in the region -1 < r < -
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the region of F(r) less than -1. Together with i2, hence the final result can be easily computed using interpolation process as 
its already far away from singularity issue. As reported in [5], the total size of F1 and F2 tables is about 4096 and 2048 
words respectively. Considering for only subtraction, nearly 11K words is required to perform a first order co-
transformation and interpolation of similar accuracy with FLP at 32-bit. It has to be noted that the tables for error correction 
algorithm for interpolation proposed by Coleman in [2] has also been included in the total tables calculation mentioned 
above. 
 
 
 
 
 
 
Fig. 3. Bits partitioning scheme of first order co-transformation. 
4. Novel Co-Transformation 
As mentioned earlier, the novel co-transformation method is literally built from the basis of first order co- 
transformation architecture described in the previous section. By extending the formula given in equation (5), on top of 
establishing two new variables, namely k1 and k2, there are another two factors, l1 and l2, being introduced. Hence, the 
formula of the suggested co-transformation, which is also dubbed as a second order co-transformation scheme, can be 
derived from the extended version of the component 2j+k2, which may then expressed as: 
2j+k2 = 2j  2j+k1                                                                                                    (12) 
Applying the same algorithm as in equation (5), then 
2j  2j+k1 = 2j  2j+k1+k11  2j+k1+kl2                                                                         (13) 
where 
2k11 + 2k12 = 1, i.e kl2 = log2 (1  2k11)                                                                     (14) 
Substituting (13) into (5), 
2i  2j = (2i  2j+k1)  (2j  2j+k1+k11  2j+k1+kl2)                                                                (15) 
 
Therefore, novel co-transformation expression can be narrated as: 
r2 = (j+k1+k12)  (j+F(k1+l1))  (i+F(r1))                                                                (16) 
 
Unlike first order technique, 23-bit of fractional part in the novel method has been uniquely segmented into three 
partitions as graphically shown in Fig. 4. Similarly with the working principles as demonstrated in the section III, F(r1) is 
resulted from the lookup table F1 which covers in the region     -1 < r < - 2. Factor k1+kl1 can therefore be obtained from 
the lookup table F11 which stores value of F(r) that lies in the range - 2 < r < - 1. Whilst for factor k11, lookup table F12 
is used to gather all possible values of r between - 1 < r < 0. Fig. 5 depicts the architecture of the novel co-transformation 
design. The final result, based on computation of r2 and i2, is again using an interpolation process. Through the evaluation, 
the novel method has significantly provided efficient improvement in minimising the accumulated size of lookup tables. As 
it stands, F11 and F12 tables are merely consumed 256 words in each of them. Moreover, the size of F1 table is extremely 
less than the one in [2] where only 128 words need to be allocated.  
 
 
 
 
 
Fig. 4. Bits partitioning scheme of novel order co-transformation. 
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Fig. 5. Novel co-transformation architecture 
5. Results and Discussion 
The analysis mainly aims for determining the accuracy, worst-case delays and the total lookup tables consumed for 
each of the technique. Typically, a complete architecture of LNS subtraction for both first order and novel approach is 
constituted from two parts namely co-transformation procedure and interpolation process. At 32-bit, the total lookup tables 
of novel procedure have been dramatically reduced by approximately half from the first order approach as tabularised in 
Table 1. With only smaller size of ROMs are being adopted, hence it is more economical to use the synthesised ROM rather 
than a real ROM which is more complicated and area consuming.  
The results, which have been given in the shaded rows of Table 2, show that it maintains a worst-case error of less than 
half an FP-
process, and its area and delay metrics are presented in the shaded columns of Table 3. Constraining for maximum speed, 
the delay of an addition or direct subtraction has been reduced from 11.74 ns to 7.10, i.e. to 60% of the original. Silicon area 
2 2, or 65%. The new area-delay product is 39% of its previous value. 
For the small proportion of subtractions using the co-transformation, where the interpolator is re-used, there is a marginal 
degradation. Delay increases from 13.15 ns to 14.79, i.e.112% of the original delay and 73% of the original area-delay 
product.  
Table 1. Storage requirement for 32-bit LNS addition and subtraction. 
 
 First-order Co-trans. This work  
Table Organisation Bits Table Organisation Bits 
Co-transformation 
F1 
F2 
 
Subtotal 
2 kwords 
2 kwords 
 
4 kwords 
    63,488  
    65,536 
 
  129,024 
F1 
F11 
F12 
Subtotal 
128 words 
256 words 
256 words 
640 words 
     4,096 
     8,448 
     8,704 
   21,248 
Interpolation 
F, D, E Add 
F, D, E Sub 
P 
Subtotal 
256 words x 6 
256 words x 6 
1 kword 
 
    96,768 
  102,912 
    27,648 
  227,328 
F, D, E Add 
F, D, E Sub 
P 
Subtotal 
256 words x 6 
256 words x 5 
512 words 
   78,912 
   68,288 
   14,848 
 162,048 
Total    356,352   183,296 
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Table 2. Error analysis for addition and subtraction. 
 
Method Operation emax rel arith emin rel arith eav rel arith |e|av rel arith 
First-order 
Add +0.4544 -0.4047 +0.0457 +0.1777 
Subtract  +0.4414 -0.4952 -0.0455 +0.1776 
This work 
Add +0.4527 -0.4623 +0.0077 +0.1745 
Subtract  +0.4987 -0.4604 +0.0024 +0.1738 
 
Table 3. Delay time and area. 
 
 First-order Co-trans. This work 
 Delay 
(ns) Area (μm
2) Delay (ns) Area (μm
2) 
Add / Sub 11.74 904,943 7.10 589,357 Sub (Co-tr) 13.15 14.79 
 
6. Conclusion 
Hitherto, LNS subtraction using novel co-transformation has greatly shown to be superior than previously published 
design, first order co-transformation, in terms of speed and area at 32-bit word-lengths. These advantages can then be 
gained in the LNS addition too as a result of having alike architecture between them. Nevertheless, further refinements are 
needed in the sense of interpolation process for attaining substantially even better speed and area of the system. Ultimately, 
from an analysis above has amazingly portrayed that the LNS system still can deliver a higher performance still in the near 
future over FLP. 
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